SOLID STATE THERMAL ENGINE

10

INVENTOR Minas H. Tanielian

RELATED APPLICATION

This invention claims the benefit of U.S. Provisional Application Ser. No. 60/460,457 filed April 3, 2003, which is hereby incorporated by reference.

15

20

25

FIELD OF THE INVENTION

This invention relates generally to electrical power generation and, more specifically, to direct thermal-to-electric energy conversion power generating systems.

BACKGROUND OF THE INVENTION

Solid state thermal engines are devices that perform direct thermal-to-electric energy conversion without any moving parts. The solid state thermal engine is driven by hot sources, such as engine bleed air, wasted heat from operation of an electromechanical or thermal system, or some other heat source, such as the sun.

Solid state thermal engine technology is based on thermionics. Thermionics originated nearly a century ago with a basic vacuum tube, a device that consisted of two parallel conductive plates (a high temperature cathode and a low temperature anode) separated by a vacuum gap. During operation electrons boil off the cathode, traverse the gap and then are absorbed into the colder anode. The conversion of heat to electricity occurs as the electrons' kinetic energy results in a net current between the anode and cathode. These early vacuum gap designs have high manufacturing costs and high operating temperatures –

25315

- 1 -

BLACK LOWE & GRAHAM ~~

816 Second Avenue Seattle, Washington 98104 206.381.3300 • F: 206.381.3301

BOEI-1-1214AF

above 1000°C, and require a very small gap for operation, on the order of hundreds of

FIGURE 1 illustrates an example solid state thermal engine that includes a cold electrode (B) and a hot electrode (A) separated by a gap. According to theoretical models, an alternative to conventional thermoionics is a device that relies on the effect of quantum mechanical tunneling which can occur between two electrodes, when the gap is between 1-10 nanometers. However, there are currently no devices that utilize a gap size in the one to ten nanometer range, for energy generation, even though there have been some claims in the literature to this effect.

Cool Chipstm

10

15

20

25

30

Therefore, there exists an unmet need in the art to cost-effectively produce a solid state thermal engine that operates at much lower temperatures and at much higher efficiencies.

SUMMARY OF THE INVENTION

The present invention provides a solid state thermal engine and a method for creating a solid state thermal engine that includes an effective gap between hot and cold electrodes that is on the order of a few nanometers (nm). The solid state thermal engine converts thermal energy into electrical energy.

The method includes etching a via through a first side of first and second substrates, and attaching metal electrodes to a second side of the first and second substrates. The second sides are opposite the first sides. The metal electrodes are mated by bonding the second side of the first substrate to the second side of the second substrate. A voltage or current greater than a threshold voltage or current value is applied across the mated electrodes for creating an effective gap between the two electrodes. In one aspect of the invention, the metal electrodes include Au, Pt, Pd, Ag, Si, W, or Cr, which may have a very thin layer of a metal, such as Cs, Na, or K, to lower the work function of their surfaces.

In another aspect of the invention, the first and second substrates include glass or SiO₂ or a sacrificial material, such as silicon, having a very poor thermally conductive layer on its outer surface.

In yet another aspect of the invention, a plurality of mated metal electrode pairs are generated and wells are generated between each mated metal electrode pair.

BRIEF DESCRIPTION OF THE DRAWINGS

The preferred and alternative embodiments of the present invention are described in detail below with reference to the following drawings.

- 2 -

BOEI-1-1214AF

816 Second Avenue Seattle, Washington 98104 206.381.3300 • F: 206.381.3301

BLACK LOWE & GRAHAM ***

25315

Z3313

FIGURE 1 is a cross-sectional view of a solid state thermal engine according to the prior art;

FIGURES 2 and 3 are side cross-sectional views of a solid state thermal engine formed in accordance with one embodiment of the present invention;

FIGURE 4 is a flow diagram of a process for making a solid state thermal engine according to the present invention;

FIGURES 5-9 are side cross-sectional views of a solid state thermal engine formed using the process shown in FIGURE 4;

FIGURE 10A is a flow diagram of an alternate process for making a solid state thermal engine according to the present invention;

FIGURE 10B illustrates side cross-sectional views of a solid state thermal engine formed using the alternate process of FIGURE 10A;

FIGURES 11 and 12 are cross-sectional views of a solid state thermal engine formed in accordance with another embodiment of the present invention; and

FIGURE 13 is a side cross-sectional view of a solid state thermal engine formed in accordance with still another embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention provides a solid state thermal engine and a method for creating a solid state thermal engine that includes an effective gap between hot and cold electrodes. The gap is preferably on the order of one or two nanometers (nm).

FIGURES 2 and 3 illustrate an exemplary solid state thermal engine 20 formed in accordance with the present invention. The thermal engine 20 includes a cold portion 22 and a hot portion 24. The cold and hot portions 22 and 24, respectively, are formed from glass and include etched vias 26 and 28. Metal pads 30 and 32 that suitably include a metal, such as without limitation Au, Pt, Pd, Ag, Si, W, or Cr, each of which may have a very thin layer (submonolayer or monolayer) of a low work function of a metal, such as Cs on their surface, are applied (that is, deposited or sputtered) on portions of wafers 22 and 24, opposite respective etched vias 26 and 28. As shown in FIGURE 3, the two wafers 22 and 24, respectively, are bonded according to known bonding processes. Because of the type of metal used for the metal pads 30 and 32, the bonding process of the glass (used for the cold and hor portions 22 and 24, respectively) that occurs as low a temperature as room temperature and typically between 250 to 450°C does not homogenize the interface between the metal pads 30 and 32 is thereby created, most likely having very small voids on the order of a nanometer or smaller. Subsequent to this process, the intervening glass material is removed and a metal layer is

25315

5

10

15

20

25

30

35

- 3 -BOEI-1-1214AP

816 Second Avenue Seattle, Washington 98104 206.381.3300 • F: 206.381.3301

BLACK LOWE & GRAHAM ~~

applied on both opposing vias. Finally, a voltage or current is applied between these two electrodes, such that when a threshold value is exceeded, a nanometer sized gap (or an effective gap) is formed at the interface between the two electrodes, due to Joule heating and electromigration effects.

FIGURE 4 illustrates one process 100 for forming a solid state thermal engine in accordance with one embodiment of the present invention. First, at a block 102, one or more vias are etched into two wafers, such as without limitation glass, SiO2 or silicon wafers with a high thermal resistance coating. A thin membrane of the wafer material is left between the etched via and a front surface of the wafer or as in the case of the silicon wafer which is used as a sacrificial material a thin membrane of the high thermal resistance coating. For example without limitation, the size of the membrane is on the order of 25-30 micrometers. At a block 106, a metal pad of approximately 100 nanometers is deposited or sputtered on the front surface of each wafer opposite the etched vias. The metal pads will serve as electrodes. At a block 108, the front surfaces of the wafer are treated according to known methods in order to render the front surfaces hydrophilic. At a block 110, two wafers formed according to the steps 102-108 are bonded, such that the metal pads mate. Bonding of the wafers (such as SiO₂ wafers, oxidized silicon wafers) generally occurs at room temperature but typically is followed by a heating step at 250-450°C and is suitably performed in a vacuum oven in order to increase the bonding strength of the two wafers. It will be appreciated that wafers can be bonded if the surfaces have either a hydrophilic or hydrophobic surface. It will also be appreciated that other known methods of bonding the two wafers can also provide an acceptable bond between the two wafers. At a block 112, the wafers are etched from both sides to remove the remaining wafer material adjacent to the metal film pads within the vias. In one embodiment, if the metal film pads are Au, a thickness of generally 100 nm and 1.0 mm in diameter is used to provide enough mechanical integrity to withstand the removal of the adjacent wafer material. Next, at a block 114, a metal layer is deposited by an acceptable method such as evaporation, sputtering, or sputtering followed by plating on both sides of the metal electrodes within the vias. The seed metal layer is suitably a Cu or Au film that is on the order of approximately 200 nm thick. Preferably, the total thickness of the metal layer deposited is at least 10 micrometers thick. This is shown by example in FIGURE 8. At a block 116, the etched, plated vias are filled with a conductive material if a higher conductivity is desired. In one embodiment, the conductive material is a soft solder type material. Other materials, such as high temperature solders can also be used to fill the vias. At a block 118, a constant voltage or constant current that exceeds a predefined value is applied through or across the electrodes in order to form a nano-gap between the two thin



5

10

20

25

30

35

- 4 -BOEI-1-1214AP



metal film electrodes. Examples of the predefined voltage and current values are a voltage of 2V or a current of several hundred milliamperes. When a voltage is applied across the electrodes, Joule heating and strong electromigration effects take place. Joule heating is the heat which is evolved when current flows through a medium having electrical resistance, as given by Joule's law. Electromigration drives atoms along grain boundries in polycrystals due to the presence of an electric field. The result is a rearrangement of the polycrystalline structure. Electromigration effects are well known in semiconductor technology where they often lead to the creation of voids in integrated circuit interconnects, thus causing them to fail.

FIGURE 5 illustrates a cross-sectional view of a wafer 140 after vias 142 have been etched at the block 102 (FIGURE 4). FIGURE 6 illustrates the wafer 140 after thin metal electrodes 144 have been deposited opposite the etched vias 142 at the block 106 (FIGURE 4). A non-limiting example of the deposited thin metal pad can be made of 50 Å of Cr and 1000 Å of Au. FIGURE 7 illustrates two wafers 140 and 150 with electrodes 144 located between the vias 142 after the wafers 140 and 150 have been bonded at the block 110 (FIGURE 4). FIGURE 9 illustrates vias 142 that are filled with a conductive material at the block 116 (FIGURE 4).

FIGURE 10A illustrates an alternate process 200 for forming a solid state thermal engine in accordance with the present invention. In block 210, a high thermal resistance layer is grown or deposited on a silicon wafer such as SiO2 or a combination of materials such as SiO₂ and Al₂O₃. Then in block 212, a metal pad is deposited on a first edge of each wafer. The metal pad suitably includes such as without limitation Au, Pt, Pd, Ag, Si, W, or Cr, with a very thin layer of a low work function metal such as Cs on its surface (that is, deposited or sputtered). At a block 214, the wafer surfaces having the metal pad deposited on them are activated using a short duration oxygen plasma or through a chemical treatment to render them without limitation hydrophilic or hydrophobic. Subsequently, in block 216, the two wafers as discussed above are bonded together at their first edges. In block 218, a via is etched on each second surface of the bonded silicon wafers, opposite to the first surfaces bonded at block 216 that terminates at the metal pad layer deposited on block 212, such as without limitation using chemical means or reactive ion etching. During the course of via etching in block 218 both silicon and the high thermal resistance layer at the bottom of the via adjacent to the metal pad is removed. The via suitably includes two walls that slant inward from a first edge of the Silicon wafer. At a block 220, a metal, such as without limitation Cr, Cu or Au, is sputtered within the etched via, thereby forming a metal layer. The thickness of this metal layer can be further augmented through electroplating techniques to



10

15

20

25

30

35

BOFI-1-1214AP



have at least a thickness of 10 micrometers. At a block 222, the silicon material which exists between the metal plated vias is removed. At this stage the metal plated vias are physically connected to each other through the remaining high thermal resistance layer.

FIGURE 10B illustrates a cross-sectional view of a pair of bonded Silicon wafers 248. A via 304 is etched into the Silicon wafer 298 at the block 218 (FIGURE 10A) that terminates at the metal pad layer 246 deposited including without limitation Au, Pt, Pd, Ag, Si, W, or Cr, with a very thin layer of a low work function metal such as Cs on its surface (that is, deposited or sputtered). The via is etched using without limitation chemical or reactive ion etching methods. The via 304 is plated without limitation with Au or Cu, at the block 220 (FIGURE 10A). The two wafers formed as shown by the wafer pair 248 are bonded together at their second edges 250 at the block 216 (FIGURE 10A). Prior to bonding, the surfaces of each wafer 298 are activated (such as without limitation hydrophilic or hydrophobic) at block 214 (FIGURE 10A) in order to bond during the bonding process at the block 216 (FIGURE 10A). Finally, the via 304 can be filled with a solder-like material 306. A quantum tunneling device is then formed between the second surface of each wafer through the gap between the two surfaces 246, created by Joule heating and electromigration, when a suitable current or voltage is applied between surfaces 304.

FIGURE 11 illustrates a top view of one side of a solid state thermal engine device 248 made of individual via pairs 300 (also in FIGURE 10B) similar to that shown in FIGURE 9 except that most of the wafer material 140, 150 located in between each created thermal tunneling unit 300 (filled vias and electrode pairs) is removed in order to increase the overall efficiency of the device 248 (FIGURE 9) by minimizing the thermal path between a hot side 304 and a cold side 306 of the device 248. In other words, a large ΔT is maintained between the front and back surfaces. By removing the wafer material, wells 302 are created. The wells 302 reduce the amount of material present between the front and back surfaces and effectively increase the thermal resistance of the device 248. The wells 302 also minimize the heat flow between the front and back surfaces of the device 298. The only pathway between the hot and cold side of the device in addition to quantum tunneling through the gap is through the high thermal resistance layer 250.

FIGURE 12 illustrates a packaging configuration of the solid state thermal engine 248 that includes a plurality of solid state thermal tunneling (engine) units 300 separated from each other by etched wells 302. The device has been inserted in a high thermal resistance material package, such as a ceramic material 320. Hot 380 and cold 390 electrodes on each side of the thermal engine provide electrodes for the electrical power output from this device. FIGURE 13 illustrates an embodiment of the device where a large number of thermal

25315
PATENT TRADEMARK OFFICE

15

20

25

30

35

- 6 -BOEI-1-1214AP

BLACK LOWE & GRAHAM ***

816 Second Avenue
Seattle, Washington 98104
206.381,3300 • F; 206,381,3301

tunneling units 300 created thereon. This can increase the power output of the device while lowering its cost. The starting wafer material of the device 248 is suitably Si.

In an alternate embodiment, a gap between the electrode on the hot side and the electrode on the cold side is created through volume shrinkage during a solid state reaction. Volume shrinkage occurs during the formation of silicides when silicon and different metals are combined. Larger volume shrinkage occurs during the formation of disilicides. In a non-limiting example, each electrode includes equal amounts of a metal and silicon films, such as without limitation Ni and Si. Prior to bonding of two wafers (i.e., a hot side to a cold side), the electrodes are suitably annealed in a vacuum at generally 350°C for 30 minutes. In the annealing process, the Ni and Si react to form NiSi. Before the two wafers are bonded a thin layer of silicon is applied to either or both wafer surfaces on top of the NiSi layer, in sufficient quantity to form a NiSi2 film. When the two wafers are bonded in a manner described above at generally 450°C, the NiSi reacts with the Si in the wafer to form a NiSi2. As a result, overall volume is reduced at the interface between the Ni and Si, and a number of nano-voids are created at the interface therebetween.

In an alternate embodiment, the annealing step is followed by Joule heating to perform electromigration. During Joule heating, the current concentrates in areas where there is a filamentary connection between the two metallic NiSi₂ surfaces Si. The electromigration at the filamentary connections further heats the NiSi₂ which further promotes disilicide creation and thus a gap. The current or voltage applied is terminated when a desired size gap is formed, which can be assessed by the resistance of the gap.

The cooling efficiency of a solid state thermal engine device could in principle come very close to the Carnot limit, which is a theoretical limit on the efficiency of an engine based on the flow of heat between two reservoirs. To get close to the Carnot limit, the active area of the device is as large as possible and the junction gap is on the order of 1-5 nm, depending on the work function of the electrode materials used. One of the ways to increase the efficiency of this device is to introduce low work function materials at the nano-gap surfaces (i.e., electrodes). The work function is the minimum energy needed to remove an electron from the Fermi level of a metal to infinity and is usually expressed in electronvolts (eV). In one embodiment, a lower work function is suitably obtained by depositing alkalis onto metals having higher work functions, such as Au. Alkali metals such as Cs in sub-monolayer coverage produce work functions that are lower than the values of the alkali metals in bulk form. An alkali layer can be evaporated onto a thin metal film or can be introduced as an impurity on the surface of the underlying metal in order to reduce the work function of the electrodes.



15

20

30

35



While the preferred embodiment of the invention has been illustrated and described, as noted above, many changes can be made without departing from the spirit and scope of the invention. For example, the steps performed in the processes described do not require exact adherence to the order in which the steps are listed. Accordingly, the scope of the invention is not limited by the disclosure of the preferred embodiment. Instead, the invention should be determined entirely by reference to the claims that follow.

25315

-8-

BOEI-1-1214AF

BLACK LOWE & GRAHAM

816 Second Avenue Seattle, Washington 98104 206.381.3300 • F: 206 381 3301